

SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT WE, Naoyuki Koizumi, a citizen of Japan residing at Nagano-shi, Nagano, Japan, Kei Murayama, a citizen of Japan residing at Nagano-shi, Nagano, Japan, Takashi Kurihara, a citizen of Japan residing at Nagano-shi, Nagano, Japan and Mitsutoshi Higashi, a citizen of Japan residing at Nagano-shi, Nagano, Japan have invented certain new and useful improvements in

METHOD FOR MANUFACTURING SEMICONDUCTOR PACKAGE

of which the following is a specification : -

-1-

TITLE OF THE INVENTION

METHOD FOR MANUFACTURING SEMICONDUCTOR
PACKAGE

5 **BACKGROUND OF THE INVENTION**

1. Field of the Invention

The present invention generally relates to a method for manufacturing a semiconductor package having electrodes penetrating through a 10 semiconductor wafer.

2. Description of the Related Art

A package for mounting a semiconductor chip (hereinafter referred to as "semiconductor package") has an electrode (penetration electrode) 15 penetrating therethrough for electrically connecting a semiconductor chip and a substrate. Conventional examples are shown in Japanese Laid-Open Patent Application Nos. 2003-31719 and 10-223833.

In recent years, as the heat releasing values increases along with the increase in energy consumption of an MPU (Micro Processing Unit), and as the number of pins serving as external connecting terminals increases, there is a greater demand in employing a material having little thermal expansion 25 and being able to be micro fabricated, as a material for the semiconductor package. In response to such demand, a semiconductor such as silicon is proposed as the material for the semiconductor package.

Figs.1 through 9 are cross-sectional views 30 illustrating a conventional process (method) for manufacturing a semiconductor package. In a first process shown in Fig.1, resist 520 having holes 522 is formed on a top surface of a silicon wafer 510.

-2-

Next, in a second process shown in Fig.2, holes 512 are formed by dry etching in portions of the silicon wafer 510 exposed where the holes 522 of the resist 520 are situated. Next, in a third process shown in 5 Fig.3, the resist 520 formed on the top surface of the silicon wafer 510 is removed.

In a fourth process shown in Fig.4, an insulating layer 530 is formed by a thermal oxidation method or a CVD (Chemical Vapor 10 Deposition) method on the surface of the silicon wafer 510 (including inner wall portions of the holes 512). It is to be noted that the insulating layer 530 is not always required to be formed at the bottom surface of the silicon wafer 510. Next, in a 15 fifth process shown in Fig.5, a seed layer 540, which is required during a plating process, is formed by a CVD method or a sputtering method on the top surface of the insulating layer 530 formed on the top surface of the silicon wafer 510 and the 20 holes 512. Next, in a sixth process as shown in Fig.6, the inner portions of the holes 512 are filled with conductors by plating, to thereby obtain electrodes 550. In a seventh process shown in Fig.7, exposed portions of the seed layer 540 are detached 25 (separated).

Next, in an eighth process shown in Fig.8, a thin-filming process (thin-filming) is performed on the silicon wafer 510, thereby exposing the electrodes 550 at the bottom surface of the silicon 30 wafer 510. More specifically, in performing the thin-filming process on the silicon wafer 510, first, the bottom surface of the silicon wafer 510 is polished with, for example, a grind stone; then, the

-3-

silicon wafer 510 is removed by a wet etching method until reaching a state immediately before the electrodes 550 become exposed; and then, finally, the bottom surface of the silicon wafer 510 is 5 polished with, for example, a cloth containing a polishing agent, thereby exposing the electrodes 550 at the bottom surface of the silicon wafer 510.

Next, in a ninth process as shown in Fig.9, an insulating layer 560 is formed on the bottom 10 surface of the silicon wafer 510 in a manner exposing the electrodes 550. Accordingly, the electrodes (penetration electrodes) 550, penetrating the silicon wafer 510 from its top to bottom surface, are obtained for enabling a top portion thereof to 15 be electrically connected to a semiconductor chip, and a bottom portion thereof to be electrically connected to a mounting substrate.

However, in the above-described conventional method, residue from the conductor, 20 that is the material of the electrodes 550, may adhere to the bottom surface of the silicon wafer 510 during the eighth process (Fig.8) where the bottom surface of the silicon wafer 510 is polished with the cloth containing a polishing agent. This 25 may lead to shorting between the electrodes 550. Furthermore, in the ninth process (Fig.9), forming the insulating layer 560 in a manner exposing the electrodes 550 is difficult since the electrodes 550 have extremely small diameters, for example, 30 approximately 15 μm .

SUMMARY OF THE INVENTION

It is a general object of the present

invention to provide a method for manufacturing a semiconductor package that substantially obviates one or more of the problems caused by the limitations and disadvantages of the related art.

5 Features and advantages of the present invention will be set forth in the description which follows, and in part will become apparent from the description and the accompanying drawings, or may be learned by practice of the invention according to
10 the teachings provided in the description. Objects as well as other features and advantages of the present invention will be realized and attained by a method for manufacturing a semiconductor package particularly pointed out in the specification in
15 such full, clear, concise, and exact terms as to enable a person having ordinary skill in the art to practice the invention.

20 To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a method for manufacturing a semiconductor package, the method including the steps of:
25 attaching a bottom surface of a semiconductor wafer to a first supporting member; forming a through hole in the semiconductor wafer; separating the semiconductor wafer from the first supporting member; forming an insulating layer on at least the bottom surface of the semiconductor wafer and the inner wall of the through hole; forming a conducting
30 layer underneath the semiconductor wafer, the conducting layer spanning at least the bottom of the through hole; and forming a conductive member in the through hole and in electrical contact with the

conducting layer.

According to an embodiment of the present invention, the method may further include a step of thin-filming the semiconductor wafer.

5 According to an embodiment of the present invention, the conductive member may be formed by plating.

According to an embodiment of the present invention, the method may further include a step of 10 removing at least a portion of the conducting layer.

According to an embodiment of the present invention, a portion of the conducting layer beneath the conducting member may be left remaining in the step of removing at least a portion of the 15 conducting layer.

According to an embodiment of the present invention, the conducting layer may be a tape member.

According to an embodiment of the present invention, the through hole is formed by etching.

20 According to an embodiment of the present invention, wherein the insulating layer may be formed on the surface of the semiconductor wafer by forming an inorganic insulating layer on the surface of the semiconductor wafer, and forming an organic insulating layer on the surface of the inorganic 25 insulating layer.

According to an embodiment of the present invention, wherein a barrier layer may be formed on the insulating layer subsequent to the step of 30 forming the insulating layer.

Furthermore, the present invention provides a method for manufacturing a semiconductor package, the method including the steps of:

-6-

attaching a bottom surface of a semiconductor wafer to a first supporting member; forming a through hole in the semiconductor wafer; separating the semiconductor wafer from the first supporting
5 member; forming an insulating layer on at least the bottom surface of the semiconductor wafer and the inner wall of the through hole; attaching the semiconductor wafer to a top surface of a second supporting member, the top surface spanning at least
10 the bottom of the through hole; forming a conducting layer on at least the bottom of the through hole; and forming a conductive member in the through hole.

Other objects and further features of the present invention will be apparent from the
15 following detailed description when read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig.1 is a cross-sectional view showing a
20 first process of a conventional method for manufacturing a semiconductor package;

Fig.2 is a cross-sectional view showing a second process of a conventional method for manufacturing a semiconductor package;

25 Fig.3 is a cross-sectional view showing a third process of a conventional method for manufacturing a semiconductor package;

Fig.4 is a cross-sectional view showing a fourth process of a conventional method for
30 manufacturing a semiconductor package;

Fig.5 is a cross-sectional view showing a fifth process of a conventional method for manufacturing a semiconductor package;

Fig.6 is a cross-sectional view showing a sixth process of a conventional method for manufacturing a semiconductor package;

5 Fig.7 is a cross-sectional view showing a seventh process of a conventional method for manufacturing a semiconductor package;

Fig.8 is a cross-sectional view showing a eighth process of a conventional method for manufacturing a semiconductor package;

10 Fig.9 is a cross-sectional view showing a ninth process of a conventional method for manufacturing a semiconductor package;

Fig.10 is a cross-sectional view showing a first process of a method for manufacturing a 15 semiconductor package according to an embodiment of the present invention;

Fig.11 is a cross-sectional view showing a second process of a method for manufacturing a semiconductor package according to an embodiment of 20 the present invention;

Fig.12 is a cross-sectional view showing a third process of a method for manufacturing a semiconductor package according to an embodiment of the present invention;

25 Fig.13 is a cross-sectional view showing a fourth process of a method for manufacturing a semiconductor package according to an embodiment of the present invention;

30 Fig.14 is a cross-sectional view showing a fifth process of a method for manufacturing a semiconductor package according to an embodiment of the present invention;

Fig.15 is a cross-sectional view showing a

sixth process of a method for manufacturing a semiconductor package according to an embodiment of the present invention;

5 Fig.16 is a cross-sectional view showing a seventh process of a method for manufacturing a semiconductor package according to an embodiment of the present invention;

10 Fig.17 is a schematic view for describing an electrodeposition method according to an embodiment of the present invention;

Fig.18 is a cross-sectional view showing an eighth process of a method for manufacturing a semiconductor package according to a first embodiment of the present invention;

15 Fig.19 is a cross-sectional view showing a ninth process of a method for manufacturing a semiconductor package according to the first embodiment of the present invention;

20 Fig.20 is a cross-sectional view showing a tenth process of a method for manufacturing a semiconductor package according to the first embodiment of the present invention;

25 Fig.21 is a cross-sectional view showing an eighth process of a method for manufacturing a semiconductor package according to a second embodiment of the present invention;

30 Fig.22 is a cross-sectional view showing a ninth process of a method for manufacturing a semiconductor package according to the second embodiment of the present invention;

Fig.23 is a cross-sectional view showing a tenth process of a method for manufacturing a semiconductor package according to the second

embodiment of the present invention;

Fig.24 is a cross-sectional view showing an eighth process of a method for manufacturing a semiconductor package according to a third embodiment of the present invention;

5 embodiment of the present invention;

Fig.25 is a cross-sectional view showing a ninth process of a method for manufacturing a semiconductor package according to the third embodiment of the present invention;

10 Fig.26 is a cross-sectional view showing a tenth process of a method for manufacturing a semiconductor package according to the third embodiment of the present invention;

Fig.27 is a cross-sectional view showing 15 an eleventh process of a method for manufacturing a semiconductor package according to the third embodiment of the present invention;

Fig.28 is a cross-sectional view showing a 20 seventh process of a method for manufacturing a semiconductor package according to another embodiment of the present invention;

Fig.29 is a cross-sectional view showing another exemplary eighth process of a method for 25 manufacturing a semiconductor package according to the first embodiment of the present invention; and

Fig.30 is a cross-sectional view showing another exemplary eighth process of a method for manufacturing a semiconductor package according to the second embodiment of the present invention.

30

DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the following, embodiments of the present invention will be described with reference

-10-

to the accompanying drawings. Figs.10 through 16
are cross-sectional views illustrating a first to
seventh process of a method (process) for
manufacturing a semiconductor package according to
5 an embodiment of the present invention.

In the first process shown in Fig.10, a
silicon wafer 110 is disposed on a top surface of a
supporting member 300 (e.g. glass substrate) via a
bonding layer 310. It is to be noted that a
10 semiconductor circuit may be provided to the silicon
wafer 110. In a second process shown in Fig.11, a
process of forming the silicon wafer 110 into a thin
film is performed (thin-filming). In an exemplary
thin-filming process of the silicon wafer 110, a top
15 surface of the silicon wafer 110 is polished with a
grind stone, and then the top surface of the silicon
wafer 110 is polished with a cloth containing a
polishing agent. The silicon wafer 110, resulting
from the thin-filming process, has a thickness of,
20 for example, approximately 100 μm .

In a third process shown in Fig.12, resist
120 having holes 122 is formed on a top surface of
the thin-filmed silicon wafer 110. The holes 122
are situated at portions of the silicon wafer 110
25 where through holes 112 (described below) are to be
formed. The holes 122 are formed in an exemplary
process described below. First, a film resist 120
is adhered to the top surface of the silicon wafer
110 by thermocompression. Next, a mask (not shown)
30 is disposed above the resist 120 for conducting
exposure and development. Finally, the resist 120
disposed on a top portion of the silicon wafer 110,
at which through holes 112 are to be formed, is

-11-

removed to thereby obtain the holes 122.

In a fourth process shown in Fig.13, an etching method, such as a dry etching method or a wet etching method, is employed for forming the 5 through holes 112 (penetration holes) in the silicon wafer 110 at portions where the holes 122 of the resist 120 are situated. The through holes 112 have, for example, diameters of approximately 15 μm .

It is to be noted that, after the second 10 process (Fig.11), the through holes 112 may be formed without having to dispose the resist 120 on the top surface of the silicon wafer 110 by alternatively employing, for example, a laser process or a mechanical drill. It is, however, 15 preferable to employ an etching method which applies little or no shock in forming the through holes 112 since the silicon wafer 110, being subjected to the thin-filming process, is fragile.

In a fifth process shown in Fig.14, the 20 resist 120 disposed on the top surface of the silicon wafer 110 is removed. Next, in a sixth process shown in Fig.15, the silicon wafer 110 is separated from the supporting member 300.

In a seventh process shown in Fig.16, an 25 insulating layer 130 is formed on the surface of the silicon wafer 110 (including an inner wall portion of the through holes 112). In a case where the insulating layer 130 is of an organic material, an electrodeposition method may be used for forming the 30 insulating layer 130.

Fig.17 is a schematic view for describing the formation of the insulating layer 130 using an electrodeposition method. In the electrodeposition

method, a solution containing an organic resin dispersed in a colloidal state (hereinafter referred to as "electrodeposition solution") 450 is prepared inside an electrolytic tank 400, as shown in Fig.17, 5 and the silicon wafer 110 is steeped in the electrodeposition solution 450. Then, an electric source 460 applies a prescribed electric voltage between the electrolytic tank 400 and the silicon wafer 110 which respectively serve as electrodes.

10 The applying of electric voltage causes the colloidal organic resin (e.g. epoxy resin) to migrate by electrophoretic migration, thereby enabling the organic resin to coat the surface of the silicon wafer and form the insulating layer 130.

15 It is to be noted that, with the above-described electrodeposition method, the thickness of the insulating layer 130 is in proportion to the voltage applied between the electrolytic tank 400 and the silicon wafer 110, and also in proportion to time.

20 Therefore, the insulating layer 130 can be formed with a desired thickness by suitably adjusting voltage and time.

In a case where the insulating layer 130 is of an inorganic material, a thermal oxidation 25 method or a CVD method, in addition to the electrodeposition method, may alternatively be used. In a case where the thermal oxidation method or the CVD method is used, an SiO₂ layer (formed for example by oxidation of the surface of the silicon 30 wafer 110) or an SiN layer may be used as the insulating layer 130.

Next, an eighth process and the processes thereafter are described with the below-given first

through third examples of the present invention.

(First example)

In an eighth process shown in Fig.18 according to a first example of the present invention, a film conducting layer 140 is disposed beneath the silicon wafer 110 (toward the bottom surface of the silicon wafer 110). Before the insulating layer 130, being formed by the electrodeposition method, is hardened by thermal processing, the conducting layer 140 is pressingly attached to the insulating layer 130. By pressingly attaching the conducting layer 140 to the insulating layer 130, no apparatus using a CVD method or a sputter method need be used, thereby allowing the conducting layer 140 to be formed with ease.

It is to be noted that the conducting layer 140 serves to hold the silicon wafer 110 via the insulating layer and also serves to be a seed layer (feeding layer) used during a plating process (described below). Furthermore, a portion of the conducting layer 140 situated at a lower portion of the through hole 112 serves to be a lower portion of a penetration electrode 160 (described below). As for the material used for the conducting layer 140, there are, for example, an alloy of copper, titanium and tungsten, or a metal plate/foil of titanium nitride.

In a ninth process shown in Fig.19, a conductor 150 is grown at an exposed portion of the conducting layer 140 in a manner filling the through hole 112. A portion of the conductor 150 projects from a top surface of the silicon wafer 110. It is to be noted that an electrolytic plating method or

-14-

an electroless method is employed in the plating process. The material used for the conductor 150 corresponds to the material used for the conducting layer 140. For example, in a case where the 5 material of the conducting layer 140 is copper, copper is used for the conductor 150, and the conductor 150 is formed by an electrolytic copper plating having the conducting layer 140 as a feeding layer.

10 In a tenth process shown in Fig.20, the conducting layer 140, except for a bottom portion of the conductor 150 (conducting layer portion 142 proximal to said bottom portion of the conductor 150), is removed through a patterning process. As a 15 result of this process, a penetration electrode 160 is formed in a manner penetrating the silicon wafer 110 from a top surface to a bottom surface of the silicon wafer 110. The penetration electrode 160 is disposed between a semiconductor chip (not shown) 20 and a mounting substrate (not shown). A top portion of the penetration electrode 160 is electrically connected to the semiconductor chip and a bottom portion of the penetration electrode 160 is electrically connected to the mounting substrate. 25 It is to be noted that the conducting layer 140 may be etched to form wiring patterns thereto. Furthermore, the conducting layer 140, including the conducting layer portion 142 thereof, may alternatively be entirely removed.

30 (Second Example)

In an eighth process according to a second example of the present invention, as shown in Fig.21, a conductive tape 170 may be adhered toward a bottom

-15-

surface side of the silicon wafer 110 (insulating layer). The conductive tape 170, for example, may be a copper foil in which one side thereof is an adhesive layer formed from an adhesive agent blended 5 with nickel particles. Since the adhesive agent is blended with nickel particles, electricity may pass from a top surface to a bottom surface of the conductive tape 170.

It is to be noted that the conductive tape 10 170, like the conducting layer 140 of the first example, serves to hold the silicon wafer 110 and also serves to be a seed layer (feeding layer) used for a plating process (described below).

In a ninth process according to a second 15 example of the present invention, as shown in Fig.22, the conductor 150 is grown at an exposed portion on the conductive tape 170 in a manner filling the through hole 112. A portion of the conductor 150 projects from a top surface of the silicon wafer 110. 20 It is to be noted that an electrolytic plating method or an electroless method may be employed in the plating process. The material used for the conductor 150 corresponds to the material used for the conductive tape 170. For example, in a case 25 where the material of the conductive tape 170 is copper, copper is used for the conductor 150, and the conductor 150 is formed by an electrolytic copper plating having the conductive tape 170 as a feeding layer.

30 In a tenth process according to the second example of the present invention, as shown in Fig.23, the conductive tape 170 is peeled off (detached). As a result, a penetration electrode 150 is formed

-16-

in a manner penetrating the silicon wafer 110 from top to bottom of the silicon wafer 110. In a case where the penetration electrode is desired to project from a bottom surface of the silicon wafer 110, an electrode may be formed in a subsequent process at an exposed portion of the bottom surface of the silicon wafer 110.

(Third Example)

In an eighth process according to a third example of the present invention, as shown in Fig.24, the silicon wafer 110 is disposed at a top surface of a supporting member 320, such as a glass substrate. The silicon wafer 110 is mounted to the supporting member 320 by having a surrounding thereof temporarily fixed by a tape 330.

In a ninth process according to the third example of the present invention, as shown in Fig.25, a seed layer (feeding layer) 180, which is used for a plating process, is formed on exposed portions of the insulating layer 130. For example, the seed layer 180 may be formed by forming a chrome layer, and further forming a copper layer by sputtering or electroless plating. Alternatively, the seed layer 180 may be formed by forming a titanium layer, and further forming a copper layer by sputtering or electroless plating.

In a tenth process according to the third example of the present invention, as shown in Fig.26, a conductor 190 is formed on a top surface of the seed layer 180. It is to be noted that, an electrolytic plating method or an electroless method is employed in the plating process, like the first and second examples.

In an eleventh process according to the third example of the present invention, as shown in Fig.27, a patterning process is performed for removal of the conductor 190, except for a conductor part 192 inside the through hole 112, and for the removal of the seed layer 180, except for a seed layer part 182 inside the through hole 112. As a result of this process, the conductor part 192 and the seed layer part 182 form a penetration electrode 200 that penetrates the silicon wafer 110 from its' top surface to bottom surface. Then, the silicon wafer 110 is detached from the tape 330 and the supporting member 320. It is to be noted that in a case where the penetration electrode 200 is required to project from the lower surface of the silicon wafer 110, an electrode may be formed at a bottom part of the seed layer 182 which is exposed towards the bottom surface side of the silicon wafer 110.

As a consequence, with the method (process) of manufacturing a semiconductor package according to an embodiment of the present invention, conductors (numeral 150 in the first and second examples, numeral 192 in the third example) serving as penetration electrodes are formed inside the through holes 112 of the silicon wafer 110 after a process of thin-filming the silicon wafer 110, unlike the conventional method (process) of manufacturing a semiconductor package where a thin-filming process was performed after the formation of penetration electrodes. Therefore, little or no residue of the conductors 150, 192 adheres to the surface of the silicon wafer 110 during a thin-filming process of the silicon wafer 110, thereby

preventing or at least reducing the likelihood of shorting between the penetration electrodes.

Furthermore, since the insulating layer 130 is disposed on the surface of the silicon wafer 110 after the thin-filming process of the silicon wafer 110 according to an embodiment of the present invention, there is no requirement of disposing an insulating layer at a bottom surface of a semiconductor wafer unlike a conventional process (method). Therefore, penetration electrodes may be easily disposed in a manner exposed toward a bottom surface side of the silicon wafer 110.

Furthermore, according to the second example of the present invention, removal of the conducting layer, after the formation of penetration electrodes, can be easily performed by employing the conductive tape 170 as the conducting layer.

Breakage of the thin-filmed silicon wafer 110 can be prevented by using an etching method instead of using mechanical drills or the like for forming through holes in the silicon wafer 110. Furthermore, an organic material, which may be vulnerable to heat, can be employed as the insulating layer 130 by using an electrodeposition method for disposing the insulating layer 130 on the surface of the silicon wafer 110.

It is to be noted that although the silicon wafer 110 is employed as a semiconductor wafer in the above-described embodiment of the present invention, other semiconductor wafers may alternatively be employed on condition that, for example, the semiconductor wafer has little thermal expansion property and is able to be micro

fabricated.

It is to be noted that in the seventh process shown in Fig.16, where an inorganic insulating layer 130 is formed with a thermal oxidation method or a CVD method, an organic insulating layer 132 may be formed on the surface of the inorganic insulating layer 130 by using an electrodeposition method as shown in Fig.28. In this case, insulation reliability can be improved compared to a case where merely the inorganic insulating layer 130 is formed.

Furthermore, in the seventh process shown in Fig.16, a barrier layer 134 may be formed on the surface of the insulating layer 130 as shown in Fig.29. Alternatively, the barrier layer 134 may be formed on the surface of the insulating layer 130 in the eighth process in the first example (Fig.18) or the eighth process in the second example (Fig.21) in a manner shown in Fig.30. Subsequent to the formation of the conductor 150, the barrier layer 134 may be removed while the portion, at which the conductor 150 is formed, is left to remain.

The barrier layer may be formed with a film of, for example, titanium, titanium nitride, or an alloy of titanium and tungsten. In a case where copper is employed as the conductor 150, 192, atoms of copper move at high speed inside silicon or silicon oxide. Particularly, in a semiconductor manufacture process, under a high temperature of approximately several hundred °C per hour, copper disperses in the silicon oxide and tends to cause shorting between adjacent conductors. In a case where the barrier layer 134 is provided, such

-20-

shorting can be prevented or at least substantially reduced. It is to be noted that in the third example, in a case where the seed layer (Fig.25) is formed of titanium, the seed layer 180 may serve as
5 the barrier layer.

Although the conductors 150,192 in the above-described embodiment are disposed in a manner projecting from the top surface of the silicon wafer 110, the conductors 150, 192 may be disposed where a
10 top surface thereof is of the same level as the top surface of the silicon wafer 110.

Although a method of manufacturing a single semiconductor package is described in the above-described embodiment, a plurality of
15 semiconductor packages may be obtained by forming a plurality of semiconductor packages by using the above-described method, and then dicing the resultant silicon wafer 110 (semiconductor wafer) thereafter.

20 Further, the present invention is not limited to these embodiments, but various variations and modifications may be made without departing from the scope of the present invention.

The present application is based on
25 Japanese priority application No.2003-174473 filed on June 19, 2003, with the Japanese Patent Office, the entire contents of which are hereby incorporated by reference.